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a  b  s  t  r  a  c  t
An  electron  spin  resonance  study  has  been  carried  out  on the  influence  of  isochronal  annealing  on  the
GeSi/SiO2 interfaces  of the  condensation  grown  (1  0 0)Si/SiO2/Ge0.75Si0.25/SiO2 structure.  The  thermal
interface  stability  has  been  monitored  in terms  of  the  evolution  of  occurring  paramagnetic  interface
defects,  in particular,  here  involving  the  Ge  dangling  bond  GePb1 point  defect,  previously  identified  as
a detrimental  interface  trap.  This  reveals  thermal  post-growth  interface  degradation,  initiating  from
annealing  at  the  temperature  ∼440 ◦C  onward,  identified  as  substantial  generation  of  GePb1 interface
traps  in  addition  to  those  naturally  introduced  into  the  system  during  sample  manufacturing.  In terms
◦
ilicon germanium alloys
lectron spin resonance (ESR)
nterface defects
b type centers
ePb1 defect
igh mobility transistors
of GePb1 density,  the  interface  thus  appears  only  robust  for thermal  treatment  in vacuum  up to  440 C.
For  Tan reaching  ∼520 ◦C,  a drastic  degradation  occurs  as exposed  by an  about  two-fold  increase  in GePb1
density,  which  state  is maintained  up  to  Tan ∼  900 ◦C.  Annealing  in  H2 (∼1  atm)  has  a similar  effect,  except
that the  interface  degrades  more  gradually.  Above  900 ◦C,  the  structure’s  integrity  gradually  collapses
because  of  disintegration  (Ge  escape)  of the  SiGe  layer.  As  to  device  implementation,  the data  indicate
that  temperatures  of  processing  steps  in  O-deficient  ambient  should  be kept  below  ∼440 ◦C.hermal degradation
. Introduction
The interface integrity has been a continuous matter of concern
n the metal-oxide-semiconductor field effect transistor (MOSFET)
ased device industry, ever since its conception. A considerable
mount of previous work on Si-based devices has recognized
he potential detrimental effect of certain high temperature
reatments on device integrity, both regarding the interface [1]
nd the oxide layer [2]. Supported by electrical analysis, the
henomenon, at least partly, was identified as (additional) gen-
ration of permanent Si dangling bond (DB) defects, generally
perating as electrically detrimental interface traps. As identified
y electron spin resonance (ESR), these centers are known as
b-type defects, with various variants known (Pb, Pb0, Pb1). This
amily of defects, all concerning an interfacial Si DB in registry with
he Si substrate at Si/SiO2 interfaces (generic entity, Si3 Si·, where
he dot symbolizes an unpaired electron) share spectroscopic
roperties that make them distinguishable from bulk Si DB defects.
owever, when looking past these shared characteristics, each
ind of defect exhibits its ‘own’ intrinsic properties according
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E-mail addresses: jacek.kepa@fys.kuleuven.be (J. Kepa),
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to the crystallographic orientation of the interface it resides at.
More information on these defects can be found, e.g., in [4,5]. For
now, it suffices to note that to enable proper device performance
these defects must be suppressed, or inactivated (e.g., through
passivation by hydrogen) to (sub-) device grade levels (<few times
1010 cm−2). Obviously then, it is highly preferable to start from
interfaces with the number of interfacial defect sites present as
low as possible – this also in regard of the device reliability and
vulnerability during continued operation; The gate stack is the
kernel of a MOSFET and should ideally be free of traps.
Dictated by the relentless pursuit of scaling down MOSFETs, the
industry is forced to move away from the traditional pure Si-based
devices. To improve on transport properties and power consump-
tion issues, one decided step is directed to the introduction of
alternative channel materials of higher carrier mobility () than
Si, such as SiGe and III–V compound semiconductors. Besides its
improved mobilities, SiGe is of interest because of the reduced band
gap [6]. One possible method to introduce SiGe as a MOSFET chan-
nel is referred to as the Ge condensation method. It starts from the
epitaxial growth of a Si-rich GexSi1−x layer (typically, x = 0.24–0.27
to obtain maximal Ge enrichment) on a Si-on-insulator (SOI) sub-
strate [7,8] followed by a process entailing multiple oxidation with
intermediate high temperature (T) annealings in inert ambient. In
this way, T-selective oxidation of the Si atoms is achieved, result-
ing in the “condensation” of Ge atoms, i.e., ramping up of the Ge
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oncentration, thus forming a thinner Ge-enriched SiGe layer
apped by two standard SiO2 layers. The obtained SiGe-on-
nsulator (SGOI) structure benefits from both the enhanced Ge
bulk) properties and “on insulator” advantages (better electro-
tatic control) [9]. However, not different from the Si case, insertion
f alternative high- channels mandates, as absolute condition,
he realization of top quality interfaces with insulators on top.
But as recently revealed by ESR, [10], the interface between
iGe and SiO2 also exhibits an own unique DB signal, coined
ePb1 for its ESR characteristics similar to those of the SiPb1
efect observed at the standard thermal (1 0 0)Si/SiO2 interface.
nd, disquietingly, in conjunction with electrical probing it was
lso shown to be a detrimental electron trap [11] – obviously
 matter of concern. Thus, stepping from the Si/SiO2 case, the
resence of (substantial amounts) of DB-like interface defects at
he SiGe/SiO2 interface raises similar concerns as for the Si case
egarding ultimately achievable interface quality, thermal stability,
nd variability behavior during device operation. Details on its ESR
pectroscopic properties have been presented elsewhere [10–12].
It has been found that the highest concentration of GePb1 inter-
ace defects occurs for a GexSi1−x alloy of x in the 0.7–0.75 range
12]. Partly based on this finding, a chemical defect model was  pro-
osed wherein the interfacial defected Ge atom is backbonded to 2
e atoms and 1 Si atom, i.e., Ge2Si Ge. Obviously then, if addressing
he thermal stability of the SiGe/SiO2 interface by means of ESR, as
ntended here, it would appear most appropriate in terms of ESR
ensitivity to focus on this x ≈ 0.7 Ge fraction layers. Accordingly,
he current work deals with the (1 0 0)Si/SiO2/Ge0.75Si0.25/SiO2
tructure.
Implementation of the SGOI structure into devices will need
ubjection to a series of post-growth anneal (PGA) steps at ele-
ated T’s as indispensable part of the complex manufacturing
rocess or to improve device properties [13]. Most of these steps,
.g., gate formation, source-drain activation, etc., require temper-
ture steps ranging from 400 up to 900 ◦C. The potential thermal
egradation caused by these processing steps can to good extend
e evaluated by means of studying controlled PGA treatments of
he basic (1 0 0)Si/SiO2/Ge0.75Si0.25/SiO2 entity in selected, relevant
mbients. By experience, the relevant ambients are vacuum and
ydrogen.
This concerns the prime subject of the current work,
ntending to investigate by ESR the thermal stability of the
1 0 0)Si/SiO2/Ge0.75Si0.25/SiO2 structure in terms of the evolution
f interfacial point defects – mainly the GePb1 center – under sub-
ection to PGA in two different O-free ambients. As main result,
his reveals potential drastic interface degradation exposed as sub-
tantial generation of GePb1 interface centers. Second, inquiries
an be made about the precise interfacial DB creation mechanism.
y selectively comparing the current data with previous results
n the SiPb-type centers at Si/SiO2 interfaces, new insights can
e gained. On the application side, conclusions may  be drawn
egarding post-growth thermal budgets acceptable in view of not
osing any advantage gained from using Ge enriched devices over
he current industry’s Si standard.
. Experimental details
.1. Samples
The samples studied are (1 0 0)Si/SiO2/GexSi1−x/SiO2 entities
ith atomic Ge fraction x = 0.75, grown by the Ge condensationGe enrichment) technique, along the lines described elsewhere
8,14,15]. This process involves selective oxidation of the Si atoms
f a low Ge-content c-SiGe film put on top of an insulator to form
 thinner SiGe film with higher Ge atomic fraction. Briefly, for thecience 291 (2014) 20– 24 21
current sample, this essentially implies a two-part process. (a) It
starts with epitaxially growing a Si0.73Ge0.27 layer (104 nm thick)
on a Si(22 nm)/SiO2/(1 0 0)Si silicon-on-insulator (SOI) substrate
wafer, followed by capping with an epi-Si (6 nm)  layer, which
is applied to avoid any Ge loss and surface roughening at the
early stage of the thermal condensation process. As measured by
spectroscopic ellipsometry, the uniformity of the initial Si0.73Ge0.27
layer thickness was found to be ∼0.5% or better. (b) This is fol-
lowed by a three-step dry oxidation (1150, 1000, 900 ◦C) process
with intermediate annealing in inert ambient (Ar) for adjusted
times, where the final ramping down is carried out in a mixture
of 20 slm N2/40 sccm O2 (∼0.2%, the O2 being added to avoid
nitridation), with the sample kept at 775 ◦C for some time (∼1 h)
before final cooling down to room temperature (RT). This results
in the formation of high quality SiO2/Ge0.75Si0.25(35 nm)/SiO2 top
structures with Ge-enriched SiGe layer, as evidenced by the results
of a combination of top sensitive morphological/compositional
analyzing techniques. The SiO2 layers are essentially bare of Ge
[15–17]: Cross-section TEM energy-dispersive X-ray spectroscopy
could not trace Ge presence in the SiO2 layers within its ∼1%
accuracy limit. More details can be found elsewhere [8,14,15].
2.2. Thermal treatment
The thermal stability of the SiO2/Ge0.75Si0.25/SiO2 structure was
analyzed for two  technologically relevant ambients, by submit-
ting two separate ESR sample sets (∼12 slices each) to isochronal
(≈40 min) PGA in incremental steps of ∼100 ◦C: (a) vacuum
(5 × 10−5 Torr) in the range Tan = 440–885 ◦C (cf. inert ambient
conditions, e.g. Ar); (b) hydrogen (99.9999%; 1.05 atm). In the
latter case, each H2 step was in situ followed by a H-depletion
(dissociation) anneal (430 ◦C; ∼45 min) intended to exhaustively
ESR-activate GePb1 centers through defect-H dissociation. Indeed,
as outlined before [12], thermal treatment in H2 is effective in, at
least partial, passivation of GePb1 centers (DB centers, in general),
pictured as GePb1-H formation, in incremental efficiency, from
T ∼ 150 ◦C upward. The 430 ◦C value was  chosen as a temperature
enabling appropriate depassivation of GePb1’s without creation of
additional defects, i.e., no interface degradation (vide infra). All
thermal steps were terminated by cooling to RT in unaltered ambi-
ent. After a first ESR test, and prior to initiating the isochronal
thermal steps, the as-grown samples sets were subjected to vac-
uum annealing at 430 ◦C, this in order to exclude any inadvertent
(initial) H passivation. Within experimental accuracy, coinciding
ESR results were obtained, indicating no perturbing influence of
inadvertent passivation of defects by H, thus assuring one is detec-
ting the inherent as-oxidized ensemble of defect densities.
2.3. ESR spectroscopy
For ESR purposes, slices of 2 mm × 9 mm  size were cut from
the parent wafer with their 9-mm edge along a 〈01¯1〉 direction.
Conventional cw absorption-derivative X-band (8.9 GHz) ESR mea-
surements were carried out at 4.3 K, as outlined elsewhere [5,12].
Measurements were routinely carried out for B//n (adjusted to
within 3◦), where n is the [1 0 0] sample normal, as this configura-
tion, for which the various components of anisotropic multi-peak
GePb1 spectrum unite into one signal, appears optimal in terms of
sensitivity for monitoring GePb1. The incident microwave power
P and the amplitude Bm of the applied sinusoidal modulation
(∼100 kHz) were carefully limited to avoid signal distortion. Defect
densities were determined by double numerical integration of the
as-observed dP/dB  spectra or simulations of these, and making
use of a comounted calibrated Si:P marker sample, also serv-
ing as g reference [g(4.3 K) = 1.99869 ± 0.00002]. Cutting damage
was  removed through selective chemical etching (planar etch).
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Fig. 1. X-band ESR spectra obtained for B//n, using P = 23 W and Bm = 1.2 G, on
(1  0 0)Si/SiO2/Ge0.75Si0.25/SiO2 structures in the (a) as received state, (b) after anneal
in  vacuum at 885 ◦C and (c) in H2 at 1082 ◦C. For all states a signal originating from the
GePb1 defect is observed, albeit with different intensities and spectroscopic features,
such as line width and g value. It is seen that upon vacuum annealing, the GePb1
shifts to slightly lower g value with attendant increase in Bpp and increase in
defect density; After annealing in H2, the g value shifts even lower, with attendant
decrease in Bpp and defect density. For the as-received state, a weak D line (Si DB’s
in a disordered environment) is observed at g = 2.0058, which is seen to disappear
after PGA in O2 (cf. spectrum b). The narrow signal at g = 1.99869 stems from a
co-mounted Si:P marker. All spectra are normalized to equal total sample area and
marker intensity. The dashed curves represent optimized fittings (Voigt shape; Voigt
factor = 0.7) to the experimental GePb1 spectra (solid curves) a, b and c. These fittings
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iave been replotted in the inset at the top right corner, now shifted to common zero
rossing to better illustrate the occurring changes in signal linewidth and intensity
fter PGA treatments.
imilarly, after each thermal step and immediately before ESR
bservation, samples were dipped in aqueous HF (1 HF (49%); 9
2O) to remove potentially formed backside Si oxides.
. Experimental results
Before initiating thermal treatments, the GePb1 ESR signal of the
s-grown samples, serving as reference values, were properly char-
cterized, to greatest detail for the B//n direction for which case a
ypical ESR spectrum is shown in Fig. 1 (curve a). This included
etermination of the occurring GePb1 defect density inferred as
0 = (5.5 ± 0.2) × 1012 cm−2 per Ge0.75Si0.25/SiO2 interface, to be
sed as the reference for comparisons with post-annealing results.
The main ESR results are collected in Fig. 2, where the left panel
a) shows as a function of anneal temperature Tan the evolution of
he GePb1 defect density over the various isochronal thermal steps
pplied. As first general impression, the effect of thermal treatment
ppears to evolve quite similar for both types of ambient. We  may
istinguish various regimes: (1) first, focusing on the vacuum treat-
ents, no variation is observed in [GePb1] over the Tan range up to
430 ◦C, pointing to a robust GeSi/SiO2 interface; (2) for Tan increas-
ng to ∼530 ◦C, we notice a rather abrupt increase (∼2 times) incience 291 (2014) 20– 24
[GePb1], revealing interfacial modification; (3) for still higher Tan
values, the GePb1 density remains about constant reaching again to
a “stable” interface, albeit degraded, up to ∼885 ◦C.
The H2-anneal data on [GePb1], shown as well in the left pane
of Fig. 2(a), are seen to run quite similar, although the increase in
GePb1 density with raising Tan appears to evolve more gradually,
eventually reaching the similar maximum values. Additionally, it is
found (not shown here) that the observed variations in two other
ESR characteristics, i.e., peak-to-peak linewidth Bpp and g-value,
over the Tan = 430–885 ◦C range are equal in magnitude to within
∼20% for both ambients – all indicative of nearly identical modifica-
tion of the GeSi/SiO2 interfaces. For annealing in H2 above 900 ◦C,
[GePb1] is seen to collapse; in this 4th regime the [GePb1] drops
drastically to sub-N0 values for Tan → 1075 ◦C, pointing to severe
changes in interface properties. In fact, in reaching the highest Tan,
the GeSi/SiO2 interface, or better perhaps, the Ge0.75Se0.25 layer,
drastically disintegrates, as was evidenced by comparing optical
surface images showing changes in color at the slice edges between
the as-grown state and after PGA in H2 at 1075 ◦C: It likely concerns
thermally induced escape of Ge starting at the sample edges and
progressing gradually inward with continued annealing at increas-
ing Tan.
The impact of thermal treatment in vacuum on the spectral
appearance is illustrated in Fig. 1 comparing a reference ESR spec-
trum observed on the as-grown sample (spectrum a) with spectra
taken after PGA in vacuum at 885 ◦C (spectrum b) and anneal in H2
at 1082 ◦C (spectrum c); All spectra are normalized to equal sam-
ple area and marker intensity. It is seen that along with changes
in GePb1 density, there are variations in linewidth and g-value. To
better illustrate, optimized fittings of the three GePb1 spectra are
superposed, shifted to equal zero crossing fields, evidencing the
increase in line width and intensity after annealing in vacuum at
885 ◦C.
To be noticed here (panel a and c) is the observation on the
as-grown sample (spectrum a), next to GePb1, of a second signal at
g = 2.0058, interpreted as D line (Si DBs in disordered environment).
The signal disappears with progressing thermal treatment, only to
reappear after interface disintegration.
4. Interpretation and discussion
Previously, the post-oxidation thermally induced degradation of
the standard Si/SiO2 interface has been identified by ESR as creation
of permanent Pb-type interface defects in addition to the inherent
density N0 initially present [3,18]. For annealing in O-free ambi-
ent (vacuum, Ar), the degradation process was found to initiate
from ∼640 ◦C onward, from where on Pb-type defects are created
in monotonically increasing densities. The degradation process has
been ascribed to [19] the interfacial reaction:
Si(s) + SiO2(s) ⇔ 2SiO(g), (1)
giving rise to the formation of volatile SiO escaping from the inter-
face into or through the oxide layer. Reaction (1) proceeds to the
right for sufficiently low ambient partial O2 pressure pO2 , while for
pO2  100 × pSiO(g),equi, where pSiO(g),equi is the equilibrium partial
pressure for reaction (1), the net reaction is driven to the left, that
is, effective oxidation.
Focusing on PGA in vacuum, the SiGe/SiO2 interface is found
to be thermally robust only up to ∼440 ◦C, that is, significantly
reduced compared to the Si/SiO2 case, degrading, as mentioned,
from ∼640 ◦C onward, similar for the (1 0 0) and (1 1 1)Si/SiO2 inter-
faces [3,18]. If assuming that the GePb1 defect creation results from
interfacial SiO formation, and subsequent removal (cf. Eq. (1)), it
would indicate this process to be enhanced for the SiGe/SiO2 inter-
face compared to the Si/SiO2 one. However, in another view, the
J. Kepa et al. / Applied Surface Science 291 (2014) 20– 24 23
0 20 0 40 0 60 0 80 0 100 0
0
1
2
3
4
5
6
7
8
9
10
11
600 80 0 100 0
0
1
2
3
4
5
6
7
8
9
10
11
Annea l temperature (°C)
G
eP
b1
de
ns
ity
 ( 1
01
2  c
m
-2
)
(a) (100)Si/SiO2/Ge0.75Si0.25/SiO2
as received
PGA H2
PGA vac
Pb0
Pb1
PGA vac 62  min
(b) (100)Si/SiO2
S
iP
b1
de
ns
ity
 (1
01
2  c
m
-2
)
Fig. 2. ESR-active Pb-type defects at thermal (1 0 0)SiO2/Ge0.75Si0.25 and (1 0 0)Si/SiO2 interfaces subjected to PGA in vacuum and H2 ambient. (a) The evolution of the density
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the (1 1 1)Si/SiO2 interface [22], in terms of the characteristic Pb
defect; no such data set for the (1 0 0)Si/SiO2 interface appears as
yet available. Fig. 3 clearly demonstrates the pronounced impact
Fig. 3. Previously observed isochronal generation of ESR-active Pb defects in thermal
(111) Si/SiO2 [22].  Each data point is obtained on a freshly oxidized Si/SiO2 struc-f  comparison, on the evolution of the density of interfacial Si Pb0 () and Si Pb1 ()
he  eye.
nterface instability might predominantly result from interfacial
eO formation [17,20] rather than SiO, in a process similar as
ecribed by Eq. (1), with GeO escaping into/through the SiO2 layer.
f referring to the ‘pure’ Ge/GeO2 case, interfacial GeO formation has
ndeed been reported to initiate at lower Tan than for SiO release at
he Si/SiO2 interface [17,20].
Interestingly, with respect to the Ge/GeO2 entity, it has recently
een concluded [20] from extensive experiments invoking thermal
esorption spectroscopy in combination with isotopic enrichment
hat rather than Eq. (1) for this system, i.e., Ge + GeO2 → 2GeO,
he interfacial reaction would be ½Ge + 1/2GeO2 → GeO2 + VO,
ith as crucial aspect the formation of an interfacial O-vacancy
O. The latter diffuses through the GeO2 layer to the top sur-
ace where it is consumed by the formation of volatile GeO
ccording to GeO2 + VO → GeO↑, resulting in the net reaction
/2Ge + 1/2GeO2 → GeO↑. Within this picture, one might consider
 VO-generation based degradation mechanism for the current
eSi/SiO2 case as well, which then raises queries about previ-
us interpretation [19,21] of thermal Si/SiO2 degradation based on
nterfacial SiO generation and subsequent outdiffusion.
From the left pane of Fig. 2, it is evident that PGA treatment,
oth in inert ambient and H2, may  drastically degrade the SiGe/SiO2
nterface quality in terms of GePb1 defect occurrence. As men-
ioned, a similar degradation has been observed for the Si/SiO2
ase. For ease of comparison, some previous data on degradation
n vacuum of the (1 0 0)Si/SiO2 interface [18] have been replot-
ed in Fig. 2(b). More specifically, as to degradation, we may  aim
omparison in terms of the GePb1 and Si Pb1 defects at (1 0 0)-
riented interfaces; as outlined before [5,10], these defects share
any similarities, such as structurally much identical models and
oth occurring exclusively at (1 0 0)-oriented interfaces. Yet, as to
egradation behavior, there appear some noteworthy (differences),
hich we may  address.
First, as to annealing in vacuum, the degradation of the SiGe/SiO2
tructure, initiating at ∼440 ◦C onward, is seen to reach a maximum
n terms of interfacial defects at ∼885 ◦C witnessing about a dou-
ling of the GePb1 density. At this anneal temperature, the SiPb1
ensity has grown also to about 2–3 times its initial value [18] (cf.
ig. 2), yet the density keeps monotonically increasing with rais-
ng Tan. But obviously, the latter trend may  well remain “hidden”ts at the (1 0 0)Si/SiO2 interface under vacuum annealing [18].  The solid lines guide
for the GePb1 case because of the observed disintegration of the
SiGe layer itself, initiating from ∼900 ◦C onward. So, all in all, the
relative size of degradation of the (1 0 0)Si/SiO2 and SiGe/SiO2 inter-
faces in O-deficient ambient may  be quite similar in this respect.
However, to be clear, it should be added that in terms of abso-
lute numbers of occurring Ge/Si Pb1-type centers, the (1 0 0)Si/SiO2
interface remains intrinsically a much better one, viz. initial den-
sities of [SiPb1] ∼ 1 × 1012 cm−2 and [GePb1] ∼ 5.5 × 1012 cm−2 for
the as-grown (1 0 0)Si/SiO2 and Ge0.75Si0.25/SiO2 interfaces, respec-
tively.
Next, the degradation behavior of the SiGe/SiO2 interface in H2
may  be compared to the previous results (cf. Fig. 3) obtained forture  (∼970 ◦C; 99.9995% O2; dry): (©) Post oxidation anneal (POA) in H2 (1.1 atm;
dry), followed by exhaustive PbH dissociation in vacuum (620 ◦C, ∼1 h); () POA in
vacuum; for this study, oxidation was followed by an exhaustive passivation in H2
(405 ◦C), prior to the vacuum POA. The dashed line marks the natural as-oxidized
state Pb density; the solid lines guide the eye.
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he H2 ambient has on SiPb creation, that is, compared to vacuum
mbient, lowering the onset temperature, Tan, for thermal degra-
ation and strongly decreasing the magnitude of defect creation. As
hown above, no such ‘catalytic’ effect of H2 is seen for the SiGe/SiO2
nterface. So if annealing above 440◦ C would be needed, the H2
mbient is preferred as it would result in a major part of the GePb1
nterface defects left passivated [23].
Finally, in comparing the thermal degradation of the
1 0 0)SiGe/SiO2 and (1 0 0)Si/SiO2, it is obvious that no com-
arison can be made in terms of the second characteristic interface
efect (Pb0) occurring at the latter interface, well studied before
18]; No equivalent defect could so far be resolved by ESR at
he (1 0 0)SiGe/SiO2 interface pointing to an inherent difference
etween the two types of interfaces.
The observed weak variation in g, i.e., monotonous decrease
n g value from Tan > 520 ◦C onward, points to a gradual struc-
ural rearrangement of the SiGe/SiO2 interfaces as a result of oxide
elaxation, similar as observed for the case of Pb and Pb0(1  1 0) in
tandard thermal (1 1 1) and (1 1 0)Si/SiO2 entities, respectively
24,25]. Regarding this aspect, the SiGe/SiO2 and Si/SiO2 interfaces
ehave much similar. With respect to the spectral behavior of the
ePb1 signal as a function of Tan, we should add one more remark
bout the linewidth variation. As mentioned, and as partly illus-
rated in Fig. 1, the decrease in g-value for Tan increasing above
20 ◦C, is seen to be accompanied by a weak increase in linewidth,
ather than a decrease as might have been expected from the grad-
al structural interface rearrangement (relaxation) responsible for
he decrease in g. That increase in Bpp is ascribed to the increase
n dipolar broadening (∝[GePb1]) as a result of the increase in GePb1
ensity (cf. Fig. 2) somewhat overcompensating the expected weak
ecrease in Bpp as a result of thermal interfacial relaxation.
As a final remark, it has not escaped our attention that there
ave recently been some reports [26,27] on the observation of the
e DB at the Ge/GeO2 interface by non-conventional ESR tech-
iques, definitely of high interest for that interface regarding device
echnology. Yet, it should be noticed here that the current work
eals with the quality, in terms of an interfacial Ge DB defect, of
 distinctly different interface, i.e., SiGe/SiO2 versus Ge/GeO2. So,
or clarity, it is by no means evident that the current work may
traightforwardly extend conclusions to the Ge/GeO2 case: Eval-
ation of the thermal stability of the latter interface in terms of
efects will require a separate extensive independent (ESR-based)
nvestigation.
. Summary and conclusions
In summary, the thermal stability under post growth
nnealing of the SiGe/oxide interfaces in condensation-grown
1 0 0)Si/SiO2/Ge0.75Si0.25/SiO2 structures has been probed by ESR
n terms of occurring paramagnetic interface defects. It is found the
nterfaces to be vulnerable to degradation by post growth thermal
reatment at elevated temperatures (Tan 440 ◦C) in vacuum and
ydrogen, both being O-deficient ambients. The process is atom-
cally revealed as substantial creation of electrical detrimental Ge
B interface traps (GePb1 defects) − interfacial Ge bond rupture
 in addition to the number inherently present in the as-grown
tate. Whereas the interfaces are found to be thermodynamically
[
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stable up to Tan ≤ 440 ◦C, a rather abrupt degradation (∼ doubling
of the GePb1 density) is observed, in the range 440–520 ◦C, in par-
ticular for PGA in vacuum. The degradation proceeds quite similar
for both ambients, indicating that in contrast with the (1 1 1)Si/SiO2
interface, hydrogen does not ensue an enhancing (catalytic) effect
on thermal interface degradation. For heating at still higher tem-
peratures (900 ◦C), the Ge0.75Si0.25 layer is observed to physically
disintegrate through Ge escape.
Regarding device implementation, the data bear out that tem-
peratures of processing steps in O-deficient ambient or H2 (e.g.,
forming gas anneal) should be kept below ∼440 ◦C, unless fol-
lowed by an oxidizing step. Enhanced densities of interface traps,
even should all be efficiently passivated by H, represent an inferior
starting position regarding device vulnerability, variability and reli-
ability, as defect-H bonds may  be broken by energetic carriers and
irradiation during device operation.
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